CONTROL OF ENERGY EFFICIENCY IN INDUSTRY AND HOUSING AND COMMUNAL SERVICES
Sign | Register
UDC 621.37
Monobit fast Fourier transform of radiofrequency signals in field programmable logic device (FPLD)
Andrey Nikolaevich Nikolaev, senior lecturer of Information Communication Technologies Department of South Ural State University, Chelyabinsk, Russian Federation, Andrew.N@rambler.ru
Abstract
A method for implementation of monobit fast Fourier transform algorithm in FPLD is proposed. Application of a signal graph with constant structure makes it possible to obtain a diagram of pipeline processing which is simple in its implementation.
Keywords
monobit fast Fourier transform, signal graph, field programmable logic device
References
1. Rabiner, L.Teoriya i primenenie cifrovoj obrabotki signalov / L. Rabiner, B. Gould. – M.: Mir, 1978. – 848 s.
2. Altera FPGAs / Altera Corporation, 2012. – http://www.altera.com/devices/fpga/fpga-index.html
3. Pyatkin, A.K. Postroenie posledovatel'no-parallel'nyh vychislitel'nyh sistem BPF na PLIS / A.K. Pyatkin // Cifrovaya obrabotka signalov. – 2004. – № 1. – S. 29–34.
4. Formirovanie adresnyh posledovatel'nostej dlya konvejernyh vychislitelej BPF / E.A. Semernikov, YU.I. Doronchenko, V.B. Kovalenko, M.S. Kocherga // Iskusstvennyj intellekt. – 2006. – № 3. – S. 86–96.
5. Tsui, J.B.Y. Digital Techniques for Wideband Receivers / J.B.Y. Tsui. – 2nd ed. – SciTech Publishing Inc, 2004. – 571 p.
Source
Bulletin of the South Ural State University. Ser. Computer Technologies, Automatic Control, Radio Electronics, 2012, iss. 17, no. 35 (294) , pp. 115-118. (in Russ.) (The main)